PATENT ABSTRACTS OF JAPAN

(11) Publication number:

09-181311

(43) Date of publication of application: 11.07.1997

(51)Int.Cl.

HO1L 29/78 HO1L 21/28 HO1L 21/768 HO1L 21/336 HO1L 21/338 HO1L 29/812

(21)Application number : **07-340430**

(71)Applicant : NEC KANSAI LTD

(22) Date of filing:

27.12.1995


(72)Inventor: MATSUURA NAOKI.

(54) FIELD-EFFECT TRANSISTOR AND MANUFACTURE THEREOF

(57)Abstract:

PROBLEM TO BE SOLVED: To provide a field-effect transistor having little capacitance between a gate electrode and a drain region without increasing the number of processes.

SOLUTION: An N-type drain region 2, a P-type base region 3 and an N+ source region 4 are formed in order on an N+ semiconductor substrate 1 by an epitaxial growth, on this drain region 2 by a boron ion-implantation and in this base region 3 by an arsenic ion-implantation, then, a groove 5 from the surface of the region 4 to reach the region 2 through the region 3 is formed and after that, with a gate oxide film 6 formed in the groove 5, a gate electrode 12 consisting of a polysilicon film is formed on the place, where excludes the bottom 5a of



the groove 5 from the surface of the region 2, through the film 6. Accordingly, when an interlayer insulating film 8 is applied on the substrate 1 subsequently to the formation of the electrode 12, the electrode 12 is not formed on the film 16 on the bottom 5a of the groove 5, but the slim 8 is formed on the film 6 and the capacitance between the electrode 12 and the region 2 can be made small as much as a factor of a non-existence of the electrode 12 on the bottom 5a of the groove 5.